FUJITSU SEMICONDUCTOR
DATA SHEET

DS05-11131-1E

MEMORY

Unbuffered

4 M × 64 BIT SYNCHRONOUS DYNAMIC RAM DIMM

MB8504S064EG-100/-84/-67

168-pin, 4 Clock, 2-bank, based on 2 M × 8 Bit SDRAMs with SPD

■ DESCRIPTION

The Fujitsu MB8504S064EG is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of sixteen MB81117822E devices which organized as two banks of 2 M × 8 bits and a 2K-bit serial EEPROM on a 168-pin glass-epoxy substrate.

The MB8504S064EG features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8504S064EG is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.
This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.

■ PRODUCT LINE & FEATURES

Parameter		MB8504S064EG-100	MB8504S064EG-84	MB8504S064EG-67
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle Time		10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)
$\overline{RAS}$ Access Time		54 ns max.	56 ns max.	60 ns max.
$\overline{CAS}$ Access Time		24 ns max.	26 ns max.	30 ns max.
Output Valid from Clock		8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	9 ns max. (CL = 3) 10 ns max. (CL = 2)
Power Dissipation	Burst Mode	4752 mW max.	4464 mW max.	4176 mW max.
	Power Down Mode	115.2 mW max.		

- Unbuffered 168-pin DIMM Socket Type
  (Lead pitch: 1.27 mm)
- Conformed to JEDEC Standard (4 CLK)
- Organization: 4,194,304 words × 64 bits
- Memory: MB81117822E (2 M × 8, 2-bank) × 16 pcs.
- 3.3 V ±0.3 V Supply Voltage
- All input/output LVTTL compatible
- 2048 Refresh Cycle every 32.8 ms
- Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM:
  JEDEC Standard SPD Format
- Module size:
  1.0” (height) × 5.25” (length) × 0.157” (thickness)

MB8504S064EG-100/-84/-67

■ PACKAGE

168-pin plastic DIMM (socket type)



(MDS-168P-P16)

Package and Ordering Information

– 168-pin DIMM, order as MB8504S064EG-××DG (DG = Gold Pad)

MB8504S064EG-100/-84/-67

■ PIN ASSIGNMENTS

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	V_{SS}	29	$DQMB_1$	57	DQ_{18}	85	V_{SS}	113	$DQMB_5$	141	DQ_{50}
2	DQ_0	30	$\overline{CS}_0$	58	DQ_{19}	86	DQ_{32}	114	$\overline{CS}_1$	142	DQ_{51}
3	DQ_1	31	N.C.	59	V_{CC}	87	DQ_{33}	115	$\overline{RAS}$	143	V_{CC}
4	DQ_2	32	V_{SS}	60	DQ_{20}	88	DQ_{34}	116	V_{SS}	144	DQ_{52}
5	DQ_3	33	A_0	61	N.C.	89	DQ_{35}	117	A_1	145	N.C.
6	V_{CC}	34	A_2	62	N.C.	90	V_{CC}	118	A_3	146	N.C.
7	DQ_4	35	A_4	63	CKE_1	91	DQ_{36}	119	A_5	147	N.C.
8	DQ_5	36	A_6	64	V_{SS}	92	DQ_{37}	120	A_7	148	V_{SS}
9	DQ_6	37	A_8	65	DQ_{21}	93	DQ_{38}	121	A_9	149	DQ_{53}
10	DQ_7	38	A_{10}	66	DQ_{22}	94	DQ_{39}	122	BA_0	150	DQ_{54}
11	DQ_8	39	N.C.	67	DQ_{23}	95	DQ_{40}	123	N.C.	151	DQ_{55}
12	V_{SS}	40	V_{CC}	68	V_{SS}	96	V_{SS}	124	V_{CC}	152	V_{SS}
13	DQ_9	41	V_{CC}	69	DQ_{24}	97	DQ_{41}	125	CLK_1	153	DQ_{56}
14	DQ_{10}	42	CLK_0	70	DQ_{25}	98	DQ_{42}	126	N.C.	154	DQ_{57}
15	DQ_{11}	43	V_{SS}	71	DQ_{26}	99	DQ_{43}	127	V_{SS}	155	DQ_{58}
16	DQ_{12}	44	N.C.	72	DQ_{27}	100	DQ_{44}	128	CKE_0	156	DQ_{59}
17	DQ_{13}	45	$\overline{CS}_2$	73	V_{CC}	101	DQ_{45}	129	$\overline{CS}_3$	157	V_{CC}
18	V_{CC}	46	$DQMB_2$	74	DQ_{28}	102	V_{CC}	130	$DQMB_6$	158	DQ_{60}
19	DQ_{14}	47	$DQMB_3$	75	DQ_{29}	103	DQ_{46}	131	$DQMB_7$	159	DQ_{61}
20	DQ_{15}	48	N.C.	76	DQ_{30}	104	DQ_{47}	132	N.C.	160	DQ_{62}
21	N.C.	49	V_{CC}	77	DQ_{31}	105	N.C.	133	V_{CC}	161	DQ_{63}
22	N.C.	50	N.C.	78	V_{SS}	106	N.C.	134	N.C.	162	V_{SS}
23	V_{SS}	51	N.C.	79	CLK_2	107	V_{SS}	135	N.C.	163	CLK_3
24	N.C.	52	N.C.	80	N.C.	108	N.C.	136	N.C.	164	N.C.
25	N.C.	53	N.C.	81	N.C.	109	N.C.	137	N.C.	165	SA_0
26	V_{CC}	54	V_{SS}	82	SDA	110	V_{CC}	138	V_{SS}	166	SA_1
27	$\overline{WE}$	55	DQ_{16}	83	SCL	111	$\overline{CAS}$	139	DQ_{48}	167	SA_2
28	$DQMB_0$	56	DQ_{17}	84	V_{CC}	112	$DQMB_4$	140	DQ_{49}	168	V_{CC}

MB8504S064EG-100/-84/-67



(MDS-168P-P16)

■ PIN DESCRIPTIONS

Symbol	I/O	Function	Symbol	I/O	Function
A_0 to A_{10}, BA_0	I	Address Input	DQ_0 to DQ_{63}	I/O	Data Input/Data Output
$\overline{RAS}$	I	Row Address Strobe	V_{CC}	—	Power Supply (+3.3 V)
$\overline{CAS}$	I	Column Address Strobe	V_{SS}	—	Ground (0 V)
$\overline{WE}$	I	Write Enable	N.C.	—	No Connection
$DQMB_0$ to $DQMB_7$	I	Data (DQ) Mask	SA_0 to SA_2	I	Serial PD Address Input
CLK_0 to CLK_3	I	Clock Input	SCL	I	Serial PD Clock
CKE_0, CKE_1	I	Clock Enable	SDA	I/O	Serial PD Address/Data Input/Output
$\overline{CS}_0$ to $\overline{CS}_3$	I	Chip Select			

■ SERIAL-PD INFORMATION

Byte	Function Described		Hex Value		
			-100	-84	-67
0	Defines Number of Bytes Written into Serial Memory at Module Manufacture	128 Byte	80h	80h	80h
1	Total Number of Bytes of SPD Memory Device	256 Byte	08h	08h	08h
2	Fundamental Memory Type	SDRAM	04h	04h	04h
3	Number of Row Addresses	11	0Bh	0Bh	0Bh
4	Number of Column Addresses	9	09h	09h	09h
5	Number of Module Banks	2 bank	02h	02h	02h
6	Data Width	64 bit	40h	40h	40h
7	Data Width (Continuation)	+0	00h	00h	00h
8	Interface Type	LVTTL	01h	01h	01h
9	SDRAM Cycle Time (Highest CAS Latency)	10/12/15 ns	A0h	C0h	F0h
10	SDRAM Access from Clock (Highest CAS Latency)	8.5/8.5/9 ns	85h	85h	90h
11	DIMM Configuration Type	Non-Parity	00h	00h	00h
12	Refresh Rate/Type	Self, Normal	80h	80h	80h
13	Primary SDRAM Width	×8	08h	08h	08h
14	Error Checking SDRAM Width	0	00h	00h	00h
15	Minimum Clock Delay for Back to Back Random Column Addresses	1 Cycle	01h	01h	01h
16	Burst Lengths Supported	1, 2, 4, 8, Page	8Fh	8Fh	8Fh
17	Number of Banks on Each SDRAM Device	2 bank	02h	02h	02h
18	CAS Latency	2, 3	06h	06h	06h
19	CS Latency	0	01h	01h	01h
20	Write Latency	0	01h	01h	01h
21	SDRAM Module Attributes	UN-buffer	00h	00h	00h
22	SDRAM Device Attributes	*1	06h	06h	06h
23	SDRAM Cycle Time (2nd. Highest CAS Latency)	15/17/20 ns	F0h	20h	FFh
24	SDRAM Access from Clock (2nd. Highest CAS Latency)	9/9/10 ns	90h	90h	A0h
25	SDRAM Cycle Time (3rd. Highest CAS Latency)	No Support	00h	00h	00h
26	SDRAM Access from Clock (3rd. Highest CAS Latency)	No Support	00h	00h	00h
27	Minimum Row Precharge Time (t_{RP})	30/35/40 ns	1Eh	23h	28h
28	Row Activate to Row Activate Minimum (t_{RRD})	30/30/30 ns	1Eh	1Eh	1Eh
29	$\overline{RAS}$ to $\overline{CAS}$ Delay Min. (t_{RCD})	30/30/30 ns	1Eh	1Eh	1Eh
30	Minimum RAS Pulse Width	60/65/70 ns	3Ch	41h	46h
31	Module Bank Density	16 MByte	04h	04h	04h
32 to 61	Unused Storage Locations	—	00h	00h	00h
62	SPD Data Revision Code	1	01h	01h	01h
63	Checksum for Byte 0 to 62	*2	4Bh	A5h	D9h
64 to 98	Manufacturer's Information: Unused Storage	—	00h	00h	00h
99 to 127	Vendor Specific Data: Unused Storage	—	00h	00h	00h
128+	Unused Storage Locations	—	—	—	—

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

*1. Byte 22: SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	Upper V_{CC} tolerance	Lower V_{CC} tolerance	Supports Write 1 /Read Burst	Supports Precharge All	Supports Auto-precharge	Supports Early $\overline{RAS}$ Precharge
0	0	0	0	0	1	1	0

*2. Byte 63: Checksum for Byte 0 to 62
This byte is the checksum for bytes 0 through 62. This byte contains the value of the low 8-bits of the arithmetic sum of bytes 0 through 62.

MB8504S064EG-100/-84/-67

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value		Unit
		Min.	Max.	
Supply Voltage*	V_{CC}	–0.5	+4.6	V
Input Voltage*	V_{IN}	–0.5	+4.6	V
Output Voltage*	V_{OUT}	–0.5	+4.6	V
Storage Temperature	T_{STG}	–55	+125	°C
Power Dissipation	P_D	—	20.8	W
Output Current (D.C.)	I_{OUT}	–50	+50	mA

* : Voltages referenced to V_{SS} (= 0 V)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Value			Unit
			Min.	Typ.	Max.	
Supply Voltage	*1	V_{CC}	3.0	3.3	3.6	V
		V_{SS}	0	0	0	V
Input High Voltage, All Inputs	*1, 2	V_{IH}	2.0	—	V_{CC} +0.5	V
Input Low Voltage, All Inputs	*1, 3	V_{IL}	–0.5	—	0.8	V
Ambient Temperature		T_A	0	—	+70	°C

*1. Voltages referenced to V_{SS} (= 0 V)

*2. Overshoot limit: V_{IH} (max.) = V_{CC} +1.5 V with a pulsewidth ≤ 5ns.

*3. Undershoot limit: V_{IL} (min.) = –1.5 V with a pulsewidth ≤ 5ns.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

MB8504S064EG-100/-84/-67

■ CAPACITANCE

(V_{CC} = +3.3 V, f = 1 MHz, T_A = +25°C)

Parameter		Symbol	Value		Unit
			Min.	Max.	
Input Capacitance	A_0 to A_{10}, BA_0	C_{IN1}	—	74	pF
	$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$	C_{IN2}	—	70	pF
	$\overline{CS_0}$ to $\overline{CS_3}$	C_{IN3}	—	22	pF
	CKE_0, CKE_1	C_{IN4}	—	43	pF
	CLK_0 to CLK_3	C_{IN5}	—	31	pF
	$DQMB_0$ to $DQMB_7$	C_{IN6}	—	17	pF
	SCL	C_{SCL}	—	6	pF
	SA_0, SA_1, SA_2	C_{SA}	—	8	pF
Input/Output Capacitance	SDA	C_{SDA}	—	6	pF
	DQ_0 to DQ_{63}	C_{DQ}	—	20	pF

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

Parameter	Notes		Symbol	Condition	Value		Unit
					Min.	Max.	
Operating Current (Average Power Supply Current)	*1	MB8504S064EG-100	I_{CC1S}	No Burst; t_{CK} = min t_{RC} = min One Bank Active	—	920	mA
		MB8504S064EG-84				880	mA
		MB8504S064EG-67				840	mA
		MB8504S064EG-100	I_{CC1D}	No Burst; t_{CK} = min t_{RC} = min All Banks Active	—	1280	mA
		MB8504S064EG-84				1200	mA
		MB8504S064EG-67				1120	mA
Precharge Standby Current (Power Supply Current)	*1		I_{CC2P}	CKE = V_{IL}, t_{CK} = min All Banks Idle	—	32	mA
			I_{CC2N}	CKE = V_{IH}, t_{CK} = min All Banks Idle	—	480	mA
Active Standby Current (Power Supply Current)	*1		I_{CC3P}	CKE = V_{IL}, t_{CK} = min Any Bank Active	—	480	mA
			I_{CC3N}	CKE = V_{IH}, t_{CK} = min Any Bank Active	—	640	mA
Burst Mode Current (Average Power Supply Current)	*1	MB8504S064EG-100	I_{CC4}	t_{CK} = min	—	1320	mA
		MB8504S064EG-84			—	1240	mA
		MB8504S064EG-67			—	1160	mA
Auto-refresh Current (Average Power Supply Current)	*1	MB8504S064EG-100	I_{CC5}	Auto Refresh t_{CK} = min t_{RC} = min t_{RRD} = min	—	1120	mA
		MB8504S064EG-84			—	1040	mA
		MB8504S064EG-67			—	960	mA
Self-refresh Current (Average Power Supply Current)			I_{CC6}	CKE = V_{IL}	—	32	mA
Input Leakage Current (All Inputs)			$I_{I(L)}$	0 V ≤ V_{IN} ≤ V_{CC} All other pins not under test = 0 V 3.0 V ≤ V_{CC} ≤ 3.6 V	–80	80	µA
Output Leakage Current			$I_{O(L)}$	Output is disabled (Hi-Z) 0 V ≤ V_{OUT} ≤ V_{CC} 3.0 V ≤ V_{CC} ≤ 3.6 V	–20	20	µA
LVTTL Output High Voltage	*2		V_{OH}	I_{OH} = –2.0 mA	2.4	—	V
LVTTL Output Low Voltage	*2		V_{OL}	I_{OL} = +2.0 mA	—	0.4	V

Notes: *1. I_{CC} depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.

*2. Voltages referenced to V_{SS} (= 0 V)

*3. An initial pause (DESL on NOP) of 200 µs is required after power-on followed by a minimum of eight Auto-refresh cycles.

*4. Values except I_{CC2P} and I_{CC6} are for when one side of the double-sided module is in standby mode and the other side has two banks active in burst mode.

*5. DC characteristics is the Serial PD standby state (V_{IN} = GND or V_{CC}).

MB8504S064EG-100/-84/-67

■ AC CHARACTERISTICS

(1) BASE CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Notes	Symbol	MB8504S064EG -100		MB8504S064EG -84		MB8504S064EG -67		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period	CL = 3	t_{CK}	10	—	12	—	15	—	ns
		CL = 2		15	—	17	—	20	—	ns
2	Clock High Time		t_{CH}	4	—	4	—	4	—	ns
3	Clock Low Time		t_{CL}	4	—	4	—	4	—	ns
4	$\overline{CS}$ Setup Time		t_{SC}	3	—	3	—	3	—	ns
5	$\overline{CS}$ Hold Time		t_{HC}	1	—	1	—	1	—	ns
6	Input Setup Time		t_{SI}	3	—	3	—	3	—	ns
7	Input Hold Time		t_{HI}	1	—	1	—	1	—	ns
8	Data Input Setup Time		t_{SID}	3	—	3	—	3	—	ns
9	Data Input Hold Time		t_{HID}	1	—	1	—	1	—	ns
10	Output Valid from Clock (t_{CLK} = min)	*1, *2 CL = 3	t_{AC}	—	8.5	—	8.5	—	9	ns
		CL = 2		—	9	—	9	—	10	
11	Output in Low-Z		t_{OLZ}	3	—	3	—	3	—	ns
12	Output in High-Z	*3	t_{OHZ}	3	—	3	—	3	—	ns
13	Output Hold Time		t_{OH}	3	—	3	—	3	—	ns
14	Time between Refresh		t_{REF}	—	32.8	—	32.8	—	32.8	ms
15	Transition Time		t_T	0.5	2	0.5	2	0.5	2	ns
16	Power Down Exit Time		t_{PDE}	3	—	4	—	5	—	ns

(2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	Symbol	MB8504S064EG -100		MB8504S064EG -84		MB8504S064EG -67		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	$\overline{RAS}$ Cycle Time	*4	t_{RC}	90	—	100	—	110	—	ns
2	$\overline{RAS}$ Access Time	*5	t_{RAC}	—	54	—	56	—	60	ns
3	$\overline{CAS}$ Access Time	*6, *9	t_{CAC}	—	24	—	26	—	30	ns
4	$\overline{RAS}$ Precharge Time		t_{RP}	30	—	35	—	40	—	ns
5	$\overline{RAS}$ Active Time		t_{RAS}	60	100000	65	100000	70	100000	ns
6	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*7	t_{RCD}	30	—	30	—	30	—	ns
7	Write Recovery Time		t_{WR}	10	—	12	—	15	—	ns
8	Write Precharge Time		t_{RWL}	10	—	12	—	15	—	ns
9	$\overline{RAS}$ to $\overline{RAS}$ Bank Active Delay Time		t_{RRD}	30	—	30	—	30	—	ns

(3) CLOCK COUNT FORMULA (*8)

$$\text{Clock} \geq \frac{\text{Base Value}}{\text{Clock Period}} \quad \text{(Round off a whole number)}$$

(4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter		Symbol	MB8504S064EG -100	MB8504S064EG -84	MB8504S064EG -67	Unit
1	CKE to Clock Disable		l_{CKE}	1	1	1	Cycle
2	DQM to Output in High-Z		l_{DQZ}	2	2	2	Cycle
3	DQM to Input Data Delay		l_{DQD}	0	0	0	Cycle
4	Last Output to Write Command Delay		l_{OWD}	2	2	2	Cycle
5	Write Command to Input Data Delay		l_{DWD}	0	0	0	Cycle
6	Precharge to Output in High-Z Delay	CL = 3	l_{ROH}	3	3	3	Cycle
		CL = 2		2	2	2	Cycle
7	Mode Register Access to Bank Active (min)		l_{MRD}	2	2	2	Cycle
8	$\overline{CAS}$ to $\overline{CAS}$ Delay (min)		l_{CCD}	1	1	1	Cycle
9	$\overline{CAS}$ Bank Delay (min)		l_{CBD}	1	1	1	Cycle

MB8504S064EG-100/-84/-67

Notes: *1. Assumes t_{RCD} and t_{CAC} are satisfied.
*2. t_{AC} also specifies the access time at burst mode except for first access.
*3. Specified where output buffer is no longer driven.
*4. Actual clock count of t_{RC} (I_{RC}) will be sum of clock count of t_{RAS} (I_{RAS}) and t_{RP} (I_{RP}).
*5. t_{RAC} is a reference value. Maximum value is obtained from the sum of t_{RCD} (min) and t_{CAC} (max).
*6. Assumes t_{RAC} and t_{AC} are satisfied.
*7. Operation within the t_{RCD} (min) ensures that t_{RAC} can be met; if t_{RCD} is greater than the specified t_{RCD} (min), access time is determined by t_{CAC} and t_{AC}.
*8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
All clock counts are calculated by a simple formula:
clock count equals base value divided by clock period (round off to a whole number).
*9. The I_{CAC} (CAS latency: CL) is programmed by the mode register.
*10. An initial pause (DESL on NOP) of 200 µs is required after power-up followed by a minimum of eight Auto-refresh cycles.
*11. 1.4 V or V_{REF} is the reference level for measuring timing of signals.
Transition times are measured between V_{IH} (min) and V_{IL} (max).
*12. AC characteristics assume t_T = 1 ns and 30 pF of capacitive load.

*Source: See MB811171822E Data Sheet for details on the electricals.

■ AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)



■ SERIAL PRESENCE DETECT(SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA_0, SA_1, SA_2 (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION

Data states on the SDA can change only during SC L= Low. SDA state changes during SCL = High are indicated start and stop conditions. Refer to Fig. 1 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL = High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL = High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.

Fig. 1 – START AND STOP CONDITIONS



START = High to Low transition of SDA state when SCL is High

STOP = Low to High transition of SDA state when SCL is High

ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.

SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig. 2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices —namely up to eight modules— on the bus. The eight addresses for eight SPD devices are defined by the state of the SA_0, SA_1 and SA_2 inputs.

The last bit of the slave address defines the operation to be performed. When R/$\overline{W}$ bit is “1”, a read operation is selected, when R/$\overline{W}$ bit is “0”, a write operation is selected.

Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA_0, SA_1, and SA_2 inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/$\overline{W}$ bit, the SPD will execute a read or write operation.

Fig. 2 – SLAVE ADDRESS



3. READ OPERATIONS

CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/$\overline{W}$ bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 3 for the sequence of address, acknowledge and data transfer.

Fig. 3 – CURRENT ADDRESS READ



RANDOM READ

Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/$\overline{W}$ bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/$\overline{W}$ bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 4 for the sequence of address, acknowledge and data transfer.

Fig. 4 – RANDOM READ



SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig. 5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter “rolls over” to address 0 and the SPD continues to output data for each acknowledge received.

Fig. 5 – SEQUENTIAL READ



4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Value		Unit
				Min.	Max.	
Input Leakage Current		S_{ILI}	$0\ V \le V_{IN} \le V_{CC}$	–10	10	µA
Output Leakage Current		S_{ILO}	$0\ V \le V_{OUT} \le V_{CC}$	–10	10	µA
Output Low Voltage	*1	S_{VOL}	I_{OL} = 3.0 mA	—	0.4	V

Note: *1. Referenced to V_{SS}.

MB8504S064EG-100/-84/-67

5. AC CHARACTERISTICS

No.	Parameter	Symbol	Value		Unit
			Min.	Max.	
1	SCL Clock Frequency	f_{SCL}	—	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	T_I	—	100	ns
3	SCL Low to SDA Data Out Valid	t_{AA}	—	3.5	µs
4	Time the Bus Must Be Free Before a New Transmission Can Start	t_{BUF}	4.7	—	µs
5	Start Condition Hold Time	$t_{HD:STA}$	4.0	—	µs
6	Clock Low Period	t_{LOW}	4.7	—	µs
7	Clock High Period	t_{HIGH}	4.0	—	µs
8	Start Condition Setup Time	$t_{SU:STA}$	4.7	—	µs
9	Data in Hold Time	$t_{HD:DAT}$	0	—	µs
10	Data in Setup Time	$t_{SU:DAT}$	250	—	ns
11	SDA and SCL Rise Time	t_R	—	1	µs
12	SDA and SCL Fall Time	t_F	—	300	ns
13	Stop Condition Setup Time	$t_{SU:STO}$	4.7	—	µs
14	Data Out Hold Time	t_{DH}	100	—	ns
15	Write Cycle Time	t_{WR}	—	15	ms

Fig. 6 – TIMING WAVEFORM



MB8504S064EG-100/-84/-67

■ PACKAGE DIMENSION

168-pin plastic DIMM (socket type)
(MDS-168P-P16)



Dimensions in mm (inches)

MB8504S064EG-100/-84/-67

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).
CAUTION:
Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.